drs4.daq.tcp module
-
drs4.daq.tcp.cross(*, chassis: Literal[1, 2], duration: int, freq_range_if1: Literal['inner', 'outer'] = 'inner', freq_range_if2: Literal['inner', 'outer'] = 'outer', integ_time: Literal[100, 200, 500, 1000] = 100, signal_if: Literal[1, 2] | None = None, signal_sb: Literal['USB', 'LSB'] | None = None, signal_chan: int | None = None, append: bool = False, integrate: bool = False, join: Literal['outer', 'inner', 'left', 'right', 'exact', 'override'] = 'inner', overwrite: bool = False, progress: bool = False, workdir: PathLike[str] | str | None = None, zarr_if1: PathLike[str] | str | None = None, zarr_if2: PathLike[str] | str | None = None, dsp_mode: Literal['IQ', 'SB'] = 'IQ', gain_if1: Dataset | PathLike[str] | str | None = None, gain_if2: Dataset | PathLike[str] | str | None = None, settings: bool = True, ctrl_addr: str | None = None, ctrl_user: str | None = None, timeout: float | None = None) → tuple[Path, Path][source]